{"id":1422,"date":"2020-03-05T06:31:03","date_gmt":"2020-03-05T06:31:03","guid":{"rendered":"https:\/\/bcisnotes.com\/thirdsemester\/?p=1422"},"modified":"2020-03-05T08:24:50","modified_gmt":"2020-03-05T08:24:50","slug":"introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes","status":"publish","type":"post","link":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/","title":{"rendered":"Introduction to 8259 (8259 Microprocessor)  || Interrupt Handling || Bcis Notes"},"content":{"rendered":"<h2>Introduction to 8259 (8259 Microprocessor)<\/h2>\n<p>8259 microprocessor is defined as a Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085 and 8086 respectively. But by connecting 8259 with CPU, we can increase the interrupt handling capability. It combines the multiple interrupt input sources into a single interrupt output. Interfacing of single PIC provides 8 interrupts inputs from IR0-IR7.<\/p>\n<p>For example, Interfacing of 8085 and 8259 increases the interrupt handling capability of it from 5 to 8 interrupt levels.<\/p>\n<ul>\n<li>It can be programmed according to given interrupts condition and it can be provided either with level or edge-triggered interrupt level.<\/li>\n<li>It can be programmed either work in 8085 or in it.<\/li>\n<li>Individual interrupt bits can be masked.<\/li>\n<li>By conducting more 8259 we can get up to 64 interrupt pins.<\/li>\n<\/ul>\n<p><img loading=\"lazy\" decoding=\"async\" class=\"wp-image-1424 size-full\" src=\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/gfjyt.png\" alt=\"Introduction to 8259 || Interrupt Handling || Bcis Notes\" width=\"1160\" height=\"759\" srcset=\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/gfjyt.png 1160w, https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/gfjyt-300x196.png 300w, https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/gfjyt-1024x670.png 1024w, https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/gfjyt-768x503.png 768w\" sizes=\"(max-width: 1160px) 100vw, 1160px\" \/><\/p>\n<p><strong>Features of 8259 PIC microprocessor\u00a0<\/strong><\/p>\n<ul>\n<li>Intel 8259 is designed for Intel 8085 and Intel 8086 microprocessor.<\/li>\n<li>It can be programmed either in level triggered or in edge-triggered interrupt level.<\/li>\n<li>We can mask individual bits of interrupt request register.<\/li>\n<li>We can increase interrupt handling capability up to 64 interrupt level by cascading further 8259 PIC.<\/li>\n<li>A clock cycle is not required.<\/li>\n<\/ul>\n<p><strong>Pin Diagram of 8259\u00a0<\/strong><\/p>\n<p><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter wp-image-1426 size-full\" src=\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/fgfh.png\" alt=\"Pin Diagram of 8259\u00a0\" width=\"659\" height=\"807\" srcset=\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/fgfh.png 659w, https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/fgfh-245x300.png 245w\" sizes=\"(max-width: 659px) 100vw, 659px\" \/><\/p>\n<p>You may also like <a href=\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/interrupt-handling-with-8085-interrupt-handling-bcis-notes\/\" target=\"_blank\" rel=\"noopener noreferrer\">Interrupt handling with 8085<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"<div class=\"mh-excerpt\"><p>Introduction to 8259 (8259 Microprocessor) 8259 microprocessor is defined as a Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts <a class=\"mh-excerpt-more\" href=\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/\" title=\"Introduction to 8259 (8259 Microprocessor)  || Interrupt Handling || Bcis Notes\">[&#8230;]<\/a><\/p>\n<\/div>","protected":false},"author":1,"featured_media":1457,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[6],"tags":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v17.1 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Introduction to 8259 (8259 microprocessor) || Interrupt Handling || Bcis<\/title>\n<meta name=\"description\" content=\"8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Introduction to 8259 (8259 microprocessor) || Interrupt Handling || Bcis\" \/>\n<meta property=\"og:description\" content=\"8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/\" \/>\n<meta property=\"og:site_name\" content=\"BCIS\" \/>\n<meta property=\"article:published_time\" content=\"2020-03-05T06:31:03+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2020-03-05T08:24:50+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"340\" \/>\n\t<meta property=\"og:image:height\" content=\"230\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"thirdsem\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebSite\",\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/#website\",\"url\":\"https:\/\/bcisnotes.com\/thirdsemester\/\",\"name\":\"BCIS\",\"description\":\"Bachelor In Computer Information System\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/bcisnotes.com\/thirdsemester\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"ImageObject\",\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#primaryimage\",\"inLanguage\":\"en-US\",\"url\":\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg\",\"contentUrl\":\"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg\",\"width\":340,\"height\":230,\"caption\":\"Introduction to 8259 (8259 Microprocessor) || Interrupt Handling || Bcis Notes\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#webpage\",\"url\":\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/\",\"name\":\"Introduction to 8259 (8259 microprocessor) || Interrupt Handling || Bcis\",\"isPartOf\":{\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#primaryimage\"},\"datePublished\":\"2020-03-05T06:31:03+00:00\",\"dateModified\":\"2020-03-05T08:24:50+00:00\",\"author\":{\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/#\/schema\/person\/fda786873ace151d0eda1d6428f83642\"},\"description\":\"8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085.\",\"breadcrumb\":{\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/bcisnotes.com\/thirdsemester\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Introduction to 8259 (8259 Microprocessor) || Interrupt Handling || Bcis Notes\"}]},{\"@type\":\"Person\",\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/#\/schema\/person\/fda786873ace151d0eda1d6428f83642\",\"name\":\"thirdsem\",\"image\":{\"@type\":\"ImageObject\",\"@id\":\"https:\/\/bcisnotes.com\/thirdsemester\/#personlogo\",\"inLanguage\":\"en-US\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/3543a2f8eda55f302777ebc69d0d87bc?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/3543a2f8eda55f302777ebc69d0d87bc?s=96&d=mm&r=g\",\"caption\":\"thirdsem\"},\"url\":\"https:\/\/bcisnotes.com\/thirdsemester\/author\/thirdsem\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Introduction to 8259 (8259 microprocessor) || Interrupt Handling || Bcis","description":"8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/","og_locale":"en_US","og_type":"article","og_title":"Introduction to 8259 (8259 microprocessor) || Interrupt Handling || Bcis","og_description":"8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085.","og_url":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/","og_site_name":"BCIS","article_published_time":"2020-03-05T06:31:03+00:00","article_modified_time":"2020-03-05T08:24:50+00:00","og_image":[{"width":340,"height":230,"url":"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg","path":"\/home\/u251232636\/domains\/bcisnotes.com\/public_html\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg","size":"full","id":1457,"alt":"Introduction to 8259 (8259 Microprocessor) || Interrupt Handling || Bcis Notes","pixels":78200,"type":"image\/jpeg"}],"twitter_card":"summary_large_image","twitter_misc":{"Written by":"thirdsem","Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebSite","@id":"https:\/\/bcisnotes.com\/thirdsemester\/#website","url":"https:\/\/bcisnotes.com\/thirdsemester\/","name":"BCIS","description":"Bachelor In Computer Information System","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/bcisnotes.com\/thirdsemester\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"ImageObject","@id":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#primaryimage","inLanguage":"en-US","url":"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg","contentUrl":"https:\/\/bcisnotes.com\/thirdsemester\/wp-content\/uploads\/2020\/03\/Untitled-1dc.jpg","width":340,"height":230,"caption":"Introduction to 8259 (8259 Microprocessor) || Interrupt Handling || Bcis Notes"},{"@type":"WebPage","@id":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#webpage","url":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/","name":"Introduction to 8259 (8259 microprocessor) || Interrupt Handling || Bcis","isPartOf":{"@id":"https:\/\/bcisnotes.com\/thirdsemester\/#website"},"primaryImageOfPage":{"@id":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#primaryimage"},"datePublished":"2020-03-05T06:31:03+00:00","dateModified":"2020-03-05T08:24:50+00:00","author":{"@id":"https:\/\/bcisnotes.com\/thirdsemester\/#\/schema\/person\/fda786873ace151d0eda1d6428f83642"},"description":"8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085.","breadcrumb":{"@id":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/bcisnotes.com\/thirdsemester\/computer-architecture-and-microprocessor\/introduction-to-8259-8259-microprocessor-interrupt-handling-bcis-notes\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/bcisnotes.com\/thirdsemester\/"},{"@type":"ListItem","position":2,"name":"Introduction to 8259 (8259 Microprocessor) || Interrupt Handling || Bcis Notes"}]},{"@type":"Person","@id":"https:\/\/bcisnotes.com\/thirdsemester\/#\/schema\/person\/fda786873ace151d0eda1d6428f83642","name":"thirdsem","image":{"@type":"ImageObject","@id":"https:\/\/bcisnotes.com\/thirdsemester\/#personlogo","inLanguage":"en-US","url":"https:\/\/secure.gravatar.com\/avatar\/3543a2f8eda55f302777ebc69d0d87bc?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/3543a2f8eda55f302777ebc69d0d87bc?s=96&d=mm&r=g","caption":"thirdsem"},"url":"https:\/\/bcisnotes.com\/thirdsemester\/author\/thirdsem\/"}]}},"_links":{"self":[{"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/posts\/1422"}],"collection":[{"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/comments?post=1422"}],"version-history":[{"count":7,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/posts\/1422\/revisions"}],"predecessor-version":[{"id":1460,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/posts\/1422\/revisions\/1460"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/media\/1457"}],"wp:attachment":[{"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/media?parent=1422"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/categories?post=1422"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/bcisnotes.com\/thirdsemester\/wp-json\/wp\/v2\/tags?post=1422"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}